I haven't spent much time with Verilog over the past few decades, mostly reading it in vendor provided logic, and doing my best to not have to edit it. That'll change here with this exploration. I'm going to lump SystemVerilog in with verilog here since I believe it's mostly a testing extension. We'll see if that was a good idea as we go.